





Universidade Federal de Santa Catarina
Departamento de Engenharia Elétrica
Materiais Elétricos - Laboratório

Curvas Características de Transistores e Portas Lógicas

Clóvis Antônio Petry, professor.



Florianópolis, agosto de 2006.

Semicondutores – referências bibliográficas




http://www.prenhall.com/boylestad_br/




Semicondutores – materiais P e N




Junção PN – Sem polarização





Junção PN – Sem polarização




Junção PN – Reversamente polarizada





Junção PN – Reversamente polarizada





Junção PN – Diretamente polarizada




Transistor de efeito de campo




JFET – Estrutura interna




JFET - Funcionamento




JFET - Funcionamento




JFET - Funcionamento




JFET – Curvas características



JFET - Simbologia




Canal N





Canal P


MOSFET tipo depleção – Estrutura interna



MOSFET tipo depleção - Funcionamento





MOSFET tipo depleção – Curvas características





MOSFET tipo depleção - Simbologia


n-channel




p-channel




MOSFET tipo intensificação – Estrutura interna




MOSFET tipo intensificação – Funcionamento



MOSFET tipo intensificação – Funcionamento



MOSFET tipo intensificação – Curvas caract.



MOSFET tipo intensificação – Curvas caract.








Figura 6 - Curvas I_D versus V_D em função de V_G para o transistor N_4 do chip didático.

MOSFET tipo intensificação – Simbologia


n-channel




p-channel





Inversor CMOS – Estrutura interna




Inversor CMOS – Circuito eléctrico




Inversor CMOS – Curvas dos transistores



Inversor CMOS – Funcionamento



Inversor CMOS – Funcionamento



Circuito integrado didático

Pinagem e descrição dos terminais do CI.

Pinos	Descrição
1	Bulk N ₂ e N ₄
2	Source\drain N ₂
3	Source\drain N ₁
4	Bulk N ₁
5	Source\drain N ₁ e P ₁
6	Source\drain P ₁
7	Bulk P ₁
8	Gate P ₁ e N ₁
9	Bulk P ₂
10	Gate P ₂ e N ₂
11	Source\drain P ₂
12	Source\drain P ₂ e P ₃
13	Source\drain P ₃
14	Gate P ₃ e N ₃
15	Bulk P ₃
16	Source\drain N ₃ e N ₂
17	Bulk N ₃
18	Source\drain N ₃ e N ₄
19	Gate N ₄ e P ₄
20	Source\drain N ₄ e P ₄

Pinos	Descrição
21	Bulk P ₄
22	Centro superior R _{sp}
23	Canto superior R _{sp}
24	Centro Lateral esquerda R _{sp}
25	Canto inferior esquerdo R _{sp}
26	Centro inferior R _{sp}
27	Contato direito R _{sp}
28	R ₆ resistor serpentina (resistor de poço) 10 KΩ
29	R ₆ resistor serpentina (resistor de poço) 10 KΩ
30	R ₃ e R ₁ (R ₃ resistor de poço 4,7 KΩ)
31	R ₁ (resistor de poly) 1 KΩ
32	R ₂ (resistor de poly) 1 KΩ
33	Ground
34	V _{dd}
35	R ₃ e R ₂
36	R ₄ (resistor de poly) 500 Ω
37	R ₄ (resistor de poly) 500 Ω
38	R ₈ (resistor de poly) 500 Ω
39	R ₈ (resistor de poly) 500 Ω
40	Source\drain P ₄

Circuito integrado didático




Figura 11 - Esquema de ligação interna do circuito integrado didático.

Parte Experimental – Curvas do NMOS




Figura 9 - Circuito a ser montado.

V_{GS}	V_{GS} medido	I_D	V_D	R_{DS}
0,0				
0,5				
1,0				
1,5				
2,0				
2,5				
3,0				
3,5				
4,0				
4,5				
5,0				

Parte experimental – Portas lógicas




Figura 10 - Circuito a ser montado.

V_i	$V_i = V_1$ medido	$V_o = V_2$
0,0		
0,5		
1,0		
1,5		
2,0		
2,5		
3,0		
3,5		
4,0		
4,5		
5,0		